Abstract-Characterizing positive charges and its energy distribution in gate dielectric is useful for process qualification. A discharge-based technique is introduced to extract their energy distribution both within and beyond substrate band-gap. This paper investigates the difficulties in its implementation on typical industrial parameter analyzer and provides solutions. For the first time, we demonstrate the technique's applicability to the advanced 22-nm fabrication process and its capability in evaluating the impact of different strains on the energy distribution. The test time is within several hours. This, together with its implementation on industrial parameter analyzer, makes it a useful tool in the semiconductor manufacturing foundries for process monitoring and optimization.
I. INTRODUCTION
N EGATIVE Bias Temperature Instability (NBTI) has been identified as a major reliability issue for pMOS devices. It is well-known that both positive charges (PCs) formation within the gate dielectric and the generation of interface states contribute to the long-term degradation [1] - [4] . PCs shift important parameters, such as threshold voltage [5] and mobility [6] , eventually shortening the transistor lifetime and causing circuit failure [7] . To simulate the impact on circuit performance, the energy distribution of PCs is required. Conventionally, the charge pumping (CP) technique [8] - [10] is a widely used method for probing PCs' energy distribution. However, it can only probe traps within the Si band gap. A modern pMOSFET typically operates with the Fermi-level at the interface below the top edge of the valence band, where the CP cannot probe. The Charge Injection and Sensing (CIS) technique proposed recently [11] requires no new trap generation and all the traps being charged and discharged repeatedly. However, these conditions cannot be met for PCs in pMOSFETs.
An energy profiling technique is introduced, enabling probing the energy distribution of positive charges both within and beyond band gap, based on the customized test facilities [12] . In this work, we investigate the difficulties in implementing it on a typical industrial parameter analyzer, the Keithley's 4200-SCS analyzer with 4225 pulse IV modules, and provide solutions. To demonstrate it as a robust tool for material and process optimization, the energy distributions of PCs are compared for processes with and without strains. It also provides the charge density for a given surface potential required by device modeling.
II. DEVICES
pMOSFETs with 22nm planar fabrication process are used in this work to demonstrate the applicability of the technique to advanced CMOS nodes. The dielectric stack of the samples is HfO2 with an Al 2 O 3 cap layer. The gate is TiN. To demonstrate the capability of this technique in evaluating different processes and materials, two pMOSFETs fabricated with and without applying compressive strain in the channel are used for comparison. Unless specified, the channel length and width of the device used is 1 µm and 10 µm, respectively.
III. DISTRIBUTION EXTRACTION TECHNIQUE

A. Principle and Procedure for Energy Distribution Extraction
The principle of the discharge-based technique [13] for positive charge (PC) energy distribution extraction is shown in Fig. 1 .
Firstly, a high negative bias was applied on a pMOSFET (i.e., the sample is with the n-type substrate) for PC formation. Then |V g | will be lowered by a small step, V, to |V g − V|. Some of the charged PC will fall below Fermi level, E f , as marked by the grey shade in Fig. 1 . As a first order approximation [12] , [14] - [16] , below E f , positive charges are assumed to be neutralized throughout the oxide, if a sufficient discharge time is given. When V discharge moves further towards positive for each step, V, the energy level of positive charges is lowered against the substrate, bringing a new shaded region below E f for discharging.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. By varying V discharge over a sufficiently large range, one can sweep E f over a wide energy range at the interface, including the region beyond Ec and Ev of silicon.
The flowchart and the typical V g waveforms are given in Figs. 2 and 3. The device was firstly stressed at V g = V gst for a pre-specified time. Fig. 3 shows that |V g | was then lowered to |V discharge , 1|. The degradation, is evaluated by measuring current, I d , under a constant sensing voltage, V g_m . Its conversion to V t will be introduced in Section III-B. Degradation can be evaluated against discharge time until its change becomes negligible (e.g., V t <3mV). After completing discharge at |V discharge , 1|, |V g | was further reduced to |V discharge , 2| and the same procedure is followed. To capture a wide energy range, Vdischarge eventually becomes more positive than the V g_m for the sensing current level. The direction of pulse will be reversed then, as illustrated.
B. Characterization Methodology With Commerical Test Equipment
To make the technique a useful tool for semiconductor foundries in material and process qualification, the technique should be implemented on commercial equipment. In this section, we use Keithley 4200-SCS system as an example, which is one of the mainstream semiconductor testing equipment available in the market. In order to monitor degradation during discharging period, two requirements must be met: 1) the measurement must be fast enough to assure there is no further discharging during the measurement. 2) The Vth measured under different discharging levels must correspond to the same surface potential.
The first requirement can be met by using the fast measurement capability provided by 4200-SCS system with transient Current-Voltage measurement setup [17] , as shown in Fig. 4 . Two Keithley dual-channel 4225-PMUs were used for performing transient measurements and four Keithley 4225-RPMs were used to reduce cable capacitance effect and achieve accurate measurement below 100 nA within several µs. The impact of measurement speed is checked and shown in Fig. 5 . After stressing the device for 1 ks, the degradation is monitored with different sweep speeds. When measurement speed is slow, clear recovery can be observed. However, when the measurement time is kept shorter than 20 µs [3] , [12] , the recovery becomes negligible.
Conventionally, the second requirement is met by measuring the entire I d ∼ V g and then extracting V t by using either the constant current method [12] , [18] or the max-gm extrapolation method [19] . This is supported by typical instruments for the standard Stress-Measure-Stress (SMS) sequence. However, if transient Current-Voltage measurement setup is applied, due to the limitation of maximum available data storage provided by the mainstream commercial equipment, only a limited number of I d −V g curves can be saved in the memory (at most 15 curves). To overcome this difficulty, we propose using a constant voltage method [20] : degradation is monitored by only measuring a single Id current under a certain sensing V g_m . By measuring under a constant V g_m , a change of positive charges in the gate dielectric will change the substrate surface potential, so that the positive charges are actually measured at different surface potential during charging or discharging process.
As can be seen in Fig. 6 , if the degradation is small (<30mV), Vth from two methods (constant current v.s. Impact of different sensing techniques on the degradation. The increase of Vth will reduce the surface potential if the constant sensing V g is used and thus leads to the lower degradation when compared with sensing at the constant current level which is approximately at the same surface potential. constant voltage) are comparable. However, when Vth further increases, degradation from constant voltage method becomes lower than constant current method. This is To demonstrate the applicability of this technique to advanced CMOS nodes, it is applied to one pMOS fabricated by a 22 nm process. The typical result is shown in Fig. 8 . Under each V discharge , the discharging process completes quickly after about 20s.
We propose a solution to enable the conversion between measured I d under V g_m and V t sensed under the same surface potential. The device is firstly stressed under typical NBTI conditions. A series of full I d − V g curves were measured where both the V t from a constant current extrapolation and the I d /I d0 at a constant sensing V g_m were extracted. Fig. 7 shows that the relation between them is independent of stress conditions and can be fitted by a cubic equation. Once this unique relation is established, it can be used to convert the I d /I d0 measured under a constant V g_m with the procedure described in Section III-A to V t . 
C. Extraction of Energy Distribution
The proposed technique assumes N ox are the PCs above E f (V discharge ). However, in principle, the PCs above E f (V discharge ) also have small possibility to discharge. Its impact can be assessed by comparing the energy distribution extracted from different discharge time. The V t obtained from discharge time of 10s, 50s and 100s under each V discharge in Fig. 8 is converted to effective charge density [21] , [22] , i.e., N ox = | V t | × C ox /q, and plotted against V discharge in Fig. 9(a) . The extracted energy distribution overlap each other indicating the impact is negligible.
To obtain the energy distribution, V discharge must be converted to the energy level E f relative to E v , i.e., E f − E v . As shown by the inset of Fig. 9(c) ,
curve is first calculated using the CVC simulator [23] . By shifting the theoretical curve towards left until E f − E v = E g /2 − ΦB (i.e., the strong inversion condition) occurs at the measured V t , the E f − E v versus Vdischarge were obtained and used to convert Vdischarge into E f − E v . Fig. 10(a) plots N ox against E f − E v . By differentiating N ox against E f − E v , the energy density, D ox , was obtained as shown in Fig. 10(b) .
The impact of generated interface states, N it , has not been taken into account in the analysis above. N it can affect the analysis in two ways: 1) N it contributes to N ox measured at the sensing I d ; 2) N it causes a distortion of (E f − E v ) ∼ V g curve. The effect of N it has been corrected and a comparison is made before and after correction in Figs. 9(a) and 10(a) [12] . The contribution of N it to N ox is modest and its impact on N ox is insignificant under our test conditions. A closer observation of Fig. 10(a) indicates that PCs behave differently in different energy regions. When E f − E v is swept towards positive, N ox declines quickly initially, leading to a high energy density, D ox . The declining of N ox slows down around E f − E v = 0.1 eV, giving a smaller D ox . Fig. 10 shows that this technique can probe the energy distribution of PCs both within and beyond the band gap for advanced CMOS nodes.
IV. MATERIAL AND PROCESS EVALUATION WITH DEFECT ENERGY DISTRIBUTION
The ever evolving advanced sub-micron technologies result in the complex and varying materials and processes for the gate stacks. This energy probing technique can evaluate the impact of different fabrication processes on PCs distribution. As an example, the impact of strain on the degradation and PC energy distribution is studied here. Two pMOSFETs are used, one without and the other with strain along the channel direction.
The typical NBTI results of these two samples are shown in Fig. 11(a) . The degradation is compared under the same stress field. The result shows that strain enhances the device degradation, agreeing with the literature [24] . In order to find out where this enhancement comes from, the developed energy profiling technique is applied and the effective charge density, N ox and its corresponding energy density, D ox , against E f − E v is shown in Fig. 11(b) and (c) respectively. Clearly, the PCs can be separated into two regions. Region I is below E v where E f − E v is negative. N ox against E f − E v are in parallel, leading to the same energy density of the PCs in this region. However, for Region II when E f − E v is positive (i.e., above E v ), N ox and D ox are larger for the strained pMOSFET. The substantial strain-enhanced aging in Fig. 11 (a) and (b) originates from PCs above E v , therefore. Early works [25] , [26] reported that the PCs are from asgrown hole traps below E v and from the generated defects above E v . This work supports this framework by showing, for the first time, that the as-grown hole traps are insensitive to strain, whilst the strain enhances trap generation.
V. CONCLUSION
Discharge-based pulse technique for probing the energy distribution of positive charges in the gate dielectric is developed based on a typical industrial parameter analyzer, after finding a solution to overcome the difficulties. Its applicability to the advanced CMOS nodes has been demonstrated. It was then used to study the impact of strain on the NBTI aging. For the first time, we report that the strain-enhanced aging originates from the generated defects above the Si E v , whilst the asgrown hole traps below E v are not affected by the strain. The test takes several hours, acceptable for a typical foundry. This makes it a useful tool for process monitoring and optimization. The technique also allows evaluation of effective PCs for a given surface potential, one key information needed for device and circuit modeling.
